| .. |
|
docker
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
evaluation_AMP.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
evaluation_FP32.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
train_AMP_1GPU.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
train_AMP_1GPU_XLA.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
train_AMP_4GPU.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
train_AMP_4GPU_XLA.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
train_AMP_8GPU.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
train_AMP_8GPU_XLA.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
train_FP32_1GPU.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
train_FP32_1GPU_XLA.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
train_FP32_4GPU.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
train_FP32_4GPU_XLA.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
train_FP32_8GPU.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
|
train_FP32_8GPU_XLA.sh
|
[MaskRCNN/TF2] Adding MaskRCNN for TF1 and TF2
|
2020-03-05 09:49:01 +01:00 |
